## WINTER - 19EXAMINATION

Subject Name: Digital Techniques and Microprocessor Model Answer
Subject Code:
22323 Important Instructions to examiners:

1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
3) The language errors such as grammatical, spelling errors should not be given morelmportance (Not applicable for subject English and Communication Skills.
4) While assessing figures, examiner may give credit for principal components indicated in thefigure. The figures drawn by candidate and model answer may vary. The examiner may give credit for anyequivalent figure drawn.
5) Credits may be given step wise for numerical problems. In some cases, the assumed constantvalues may vary and there may be some difference in the candidate's answers and model answer.
6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
7) For programming language papers, credit may be given to any other program based on equivalent concept.

| $\begin{array}{\|l\|} \hline \text { Q. } \\ \text { No. } \end{array}$ | $\begin{aligned} & \text { Sub } \\ & \text { Q. N. } \end{aligned}$ | Answer | Marking Scheme |
| :---: | :---: | :---: | :---: |
| Q. 1 |  | Attempt any FIVE of the following: | 10-Total <br> Marks |
|  | a) | List one application of each of following <br> (i) Gray code <br> (ii) ASCII code | 2M |
|  | Ans: | (i) Gray codes are used for error correction in digital communication system. <br> (ii)ASCII codes are used for identifying characters and numerals in a keyboard. | 1M <br> Each |
|  | b) | State the principle of multiplexer and mention its two types. | 2M |
|  | Ans: | Principle of multiplexer <br> Multiplexer is a circuit with many inputs and only one output. By applying control signals on select lines we can direct any input to the output. <br> Types 4:1,16:1 etc | $\begin{aligned} & 1 \mathrm{M} \\ & \mathbf{1 M} \end{aligned}$ |
|  | c) | Draw the circuit of one bit memory cell. | 2M |
|  | Ans: | Circuit : | 2M |
|  | d) | List features of $\mathbf{8 0 8 6}$ microprpcessor.(Any four) | 2M |

OUR CENTERS :
KALYAN | DOMBIVLI | THANE | NERUL | DADAR
Contact - 9136008228


| Q.2 |  | Attempt any THREE of the following: | 12-Total <br> Marks |
| :--- | :--- | :--- | :--- |
| a) | Perform the following subtaction using 1's compliment and 2's compliment $(\mathbf{1 0 1 0} \mathbf{0 1 0 1})_{2}$ <br> $-(\mathbf{1 1 1 0} 1110)_{2}$. | $\mathbf{4 M}$ |  |
|  | Subtaction using 1's compliment <br> $(10100101)_{2}-(1110 ~ 1110)_{2 .}$ <br> Find 1's complement of the subtrahend 00010001 <br> Add minuend $00010001+$ <br> 10100101 |  |  |



|  | Ans: |  | 4M |
| :---: | :---: | :---: | :---: |
|  | d) | Describe the characteristics of digital IC's (Any four). <br> Characteristics of digital IC's are <br> 1)Fan out:It is the number of loads that the output of the gate can drive. <br> 2)Power dissipation:Power consumed by the gate when fully driven by all its inputs. <br> 3)Propagation delay:Time for the signal to propagate from input to output. \( <br> ) <br> 4)Noise margin:The maximum noise voltage added to an input signal that does not cause undesirable change in output. <br> Fan in:It is the number of inputs connected to the gate without any degradation in the voltage level. <br> Operating Temperature:It is the range of temperature in which the performance of IC is effective. <br> Figure of merit:It is the product of speed and power. | $\begin{array}{\|l\|} \hline \hline \text { 4M } \\ \hline 1 \mathrm{M} \\ \text { each } \end{array}$ |
| Q. 3 |  | Attempt any THREE of the following: | 12-Total <br> Marks |
|  | a) | Reduce the following Boolean expression using laws of Boolean algebra and realize using logic gates. $\mathbf{Y}=(\mathbf{A}+\mathbf{B C})(\mathbf{B}+\bar{C} \mathbf{A})$ | 4M |





|  | d) | Simplify the given K-map using standard form and realize the circuit using gates. F Refer Fig. No. 2. <br> Fig. No. 2 | 4M |
| :---: | :---: | :---: | :---: |
|  | Ans: | Expression <br> $C B+\bar{C} \bar{B}$ | 2M $\mathbf{2 M}$ |
| Q. 4 |  | Attempt any THREE of the following : | 12-Total <br> Marks |
|  | a) | Write an assembly language program to find the sum of series of ten numbers stored in memory.(Assume suitable data.) | 4M |
|  | Ans: | Sum Of Series: | 4M |




OUR CENTERS :


|  |  | Construction Using Emap <br> For sum <br> For carry <br> Boolean expression for $\operatorname{sum}(s)$ and carry (c) out pu's are oblained from k-map as follows. $\begin{aligned} & S=\overline{A B}+A \bar{B}=A \oplus B \\ & C=A B \end{aligned}$ <br> circuit of Half Adde. | 2M |
| :---: | :---: | :---: | :---: |
| Q. 5 |  | Attempt any TWO of the following | 12-Total <br> Marks |
|  | (a) | Write an assembly language program to find the factorial of a number using looping process. | 6M |
|  | Ans: | DATA SEGMENT <br> A DW0005H <br> FACT_LSBDW? <br> FACT_MSBDW? <br> DATA ENDS <br> CODE SEGMENT <br> ASSUME DS:DATA,CS:CODE <br> START:MOVAX,DATA <br> MOV DS,AX <br> CALL FACTORIAL <br> MOVAH,4CH <br> INT 21H <br> FACTORIAL PROC <br> MOV AX,A <br> MOV BX,AX <br> DEC BX | 6M |


|  | ```UP: MUL BX ; MULTIPLY AX*BX MOV FACT_LSB,AX ; ANS DX:AX PAIR MOV FACT_MSB,DX DEC BX CMP BX, 0 JNZ UP RET FACTORIAL ENDP OR DATA SEGMENT NUM DB 05H RES DW? DATA ENDS CODE SEGMENT ASSUME CS:CODE,DS:DATA START: MOVAX,DATA MOV DS,AX CALL FAC MOV RES,AX MOVAH,4CH INT 21H FAC PROC MOVCL,NUM DEC CL MOV AL,NUM MOVAH,00H MOV BL,CL MOV BH,00H L1: MUL BX DEC BX DEC CL JNZ L1 RET FAC ENDP CODE ENDS END START Correct Program with any other logic can be given marks.``` |  |
| :---: | :---: | :---: |
| (b) | Describe the principle of working of JK FF and draw its circuit diagram and truth table. | 6M |
| Ans: | The JK flip flop is basically a gated SR flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs $S$ and $R$ are equal to logic level " 1 ". Due to this additional clocked input, a JK flip-flop has four |  |

Both the $S$ and the $R$ inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs. Then this equates to: $\mathrm{J}=\mathrm{S}$ and $\mathrm{K}=\mathrm{R}$.
The two 2-input AND gates of the gated SR bistable have now been replaced by two 3input NAND gates with the third input of each gate connected to the outputs at Q and Q . This cross coupling of the SR flip-flop allows the previously invalid condition of $S=$ " 1 " and $\mathrm{R}=$ " 1 " state to be used to produce a "toggle action" as the two, inputs are now interlocked.
If the circuit is now "SET" the J input is inhibited by the " 0 " status of Q through the lower NAND gate. If the circuit is "RESET" the K input is inhibited by the " 0 " status of Q through the upper NAND gate. As Q and Q are always different we can use them to control the input. When both inputs J and K are equal to logic " 1 ", the JK flip flop toggles as shown in the following truth table.
The Truth Table for the JK Function

| CLK | J | K | $\mathrm{Q}_{\mathrm{n}+1}$ |  | $\overline{\mathrm{Q}}_{\mathrm{n}+1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

Then the JK flip-flop is basically an SR flip flop with feedback which enables only one of its two input terminals, either SET or RESET to be active at any one time thereby eliminating the invalid condition seen previously in the SR flip flop circuit.
Also when both the J and the K inputs are at logic level " 1 " at the same time, and the clock input is pulsed "HIGH", the circuit will "toggle" from its SET state to a RESET state, or visaversa. These results in the JK flip flop acting more like a T-type toggle flip-flop when both terminals are "HIGH".
Although this circuit is an improvement on the clocked SR flip-flop it still suffers from timing problems called "race" if the output Q changes state before the timing pulse of the clock input has time to go "OFF". To avoid this the timing pulse period ( T ) must be kept as short as possible (high frequency). As this is sometimes not possible with modern TTL IC's the much improved Master-Slave JK Flip-flop was developed.

Ans: $\quad$ The architecture of the Central Processing Unit (CPU) operates the capacity to function from
"Instruction Set Architecture" to where it was designed. The architectural design of the CPU is Reduced instruction set computing (RISC) and Complex instruction set computing (CISC). CISC has the capacity to perform multi-step operations or addressing modes within one instruction set. It is the CPU design where one instruction works several low-level acts. For instance, memory storage, loading from memory, and an arithmetic operation. Reduced instruction set computing is a Central Processing Unit design strategy based on the vision that basic instruction set gives a great performance when combined with a microprocessor architecture which has the capacity to perform the instructions by using some microprocessor cycles per instruction. The hardware part of the Intel is named as Complex Instruction Set Computer (CISC), and Apple hardware is Reduced Instruction Set Computer (RISC).

| Sr. <br> No. | CISC | RISC |
| :---: | :---: | :---: |
| 1 | A large number of instructions are present in the architecture. | Very fewer instructions are present. The number of instructions are generally less than 100 . |
| 2 | Some instructions with long execution times. These include instructions that copy an entire block from one part of memory to another and others that copy multiple registers to and from memory. | No instruction with a long execution time due to very simple instruction set. Some early RISC machines did not even have an integer multiply instruction, requiring compilers to implement multiplication as a sequence of additions. |
| 3 | Variable-length encodings of th instructions. | Fixed-length encodings of the instructions are used. |
| 4 | Example: IA32 instruction size can range from 1 to 15 bytes. | Example: In IA32, generally all instructions are encoded as 4 bytes. |
| 5 | Multiple formats are supported for specifying operands. A memory operand specifier can have many different combinations of displacement, base and index registers. | Simple addressing formats are supported. Only base and displacement addressing is allowed. |
| 6 | CISC supports array. | RISC does not supports array. |
| 7 | Arithmetic and logical operations can be applied to both memory and register operands. | Arithmetic and logical operations only use register operands. Memory referencing is only allowed by load and store instructions, i.e. reading from memory into a register and writing from a register to memory respectively. |
| 8 | Implementation programs are hidden from machine level programs. The ISA provides a clean abstraction between programs and how they get executed. | Implementation programs exposed to machine level programs. Few RISC machines do not allow specific instruction sequences. |
| 9 | Condition codes are used. | No condition codes are used. |
| 10 | The stack is being used for procedure arguments and return addresses. | Registers are being used for procedure arguments and return addresses. Memory references can be avoided by some procedures. |


| Q.6 |  | Attempt any TWO of the following: | 12Total <br> Marks |
| :--- | :--- | :--- | :--- |
|  | (a) | Describe the concept of pipelining and process of physical address generation in 8086 <br> microprocessor. | $\mathbf{6 M}$ |

Ans:
CONCEPT OF PIPELINING
Fetching the next instruction while the current instruction executes is known as pipelining it means When first instruction is getting executed, second one's is decoded and third instruction code is fetched from memory. This process is known as pipelining. It improves speed of operation to great extent.

## Pipelining in 8086

Nonpipelined 8085

in 8086 microprocessor
To speed up program execution, the Bus Interface Unit(BIU) fetches as many as 6 instruction bytes ahead of time from the memory and these are held for execution unit in the (FIFO) group of registers called QUEUE.
The BIU can fetch instruction bytes while EU is decoding or executing an instruction which does not require the use of buses. When the EU is ready for the next instruction, it simply reads the instruction from the QUEUE in the BIU. This is much faster than sending out addresses to system memory and waiting for the memory to send back the next instruction byte.
The Queue is refilled when at least two bytes are empty as 8086 has a 16-bit data bus. In case of Branch instructions however, the instructions pre-fetched in the queue are of no use. Hence the QUEUE has to be dumped and new instructions are fetched from the destination addresses specified by the branch instructions.



The physical address is calculated as follows:

$$
\begin{aligned}
& \text { X X X X 0 } \\
& +0 \text { Y Y Y Y } \\
& \hline \text { Z Z Z Z Z }
\end{aligned}
$$

Where $\left(\mathrm{X} \mathrm{X} \mathrm{X} \mathrm{X}_{\mathrm{H}} \rightarrow 16\right.$ bit segment address
$(\mathrm{Y} Y \mathrm{Y} Y)_{\mathrm{H}} \rightarrow \quad 16$ bit offset address
and $\quad(\mathrm{Z} \mathrm{Z} \mathrm{Z} \mathrm{Z} \mathrm{Z})_{\mathrm{H}} \rightarrow \quad 20$ bit offset address

- A segment is a 64 K block, hence, there could be 16 non overlapping segments in 1 MB of memory.
- The size of any segment cannot be greater than 64 KB .
- The size of any segment cannot be lesser than 16 Byte.

|  | (b) | State the names of universal logic gates and design basic gates using universal gates. | $\mathbf{6 M}$ |
| :--- | :--- | :--- | :--- |
|  | Ans: | Universal logic gates : <br> NAND gate <br> NOR gate | 1M <br> NAND:2.5 <br> NAND GATE AS AN UNIVERSAL GATES: |


|  |  | help of one relevant examples of each. |
| :--- | :--- | :--- |

Ans: $\quad$ SHIFT AND ROTATE INSTRUCTIONS
In the 8086 microprocessor, we have 16-bit registers to handle our data. Sometimes, the need to perform some necessary shift and rotate operations on our data may occur according to the given condition and requirement. So, for that purpose, we have various Shift and Rotate instructions present in the 8086 microprocessor.

## 1) SHR : Shift Right

The SHR instruction is an abbreviation for 'Shift Right'. This instruction simply shifts the mentioned bits in the register to the right side one by one by inserting the same number (bits that are being shifted) of zeroes from the left end. The rightmost bit that is being shifted is stored in the Carry Flag (CF).
Syntax: SHR Register, Bits to be shifted
Example: SHRAX, 2
Working:

2) SAR : Shift Arithmetic Right

The SAR instruction stands for 'Shift Arithmetic Rjght'. This instruction shifts the mentioned bits in the register to the right side one by one, but instead of inserting the zeroes from the left end, the MSB is restored. The rightmost bit that is being shifted is stored in the Carry Flag (CF).
Syntax: SAR Register, Bits to be shifted
Example: SAR BX, 5

Working:
INSTRU

## 2) SHL : Shift Left

The SHL instruction is an abbreviation for 'Shift Left'. This instruction simply shifts the mentioned bits in the register to the left side one by one by inserting the same number (bits that are being shifted) of zeroes from the right end. The leftmost bit that is being shifted is stored in the Carry Flag (CF).
Syntax: SHL Register, Bits to be shifted
Example: SHLAX, 2
Working:


## 3) SAL : Shift Arithmetic Left

The SAL instruction is an abbreviation for 'Shift Arithmetic Left'. This instruction is the same as SHL.

|  |  | Syntax: SAL Registe <br> Example: <br> Working: |
| :--- | :--- | :--- |
|  |  | 5) ROL : Rotate Left |

The ROL instruction is an abbreviation for 'Rotate Left'. This instruction rotates the mentioned bits in the register to the left side one by one such that leftmost bit that is being rotated is again stored as the rightmost bit in the register, and it is also stored in the Carry Flag (CF).
Syntax: ROL Register, Bits to be shifted
Example: ROL AH, 4
Working:

6) ROR : Rotate Right

The ROR instruction stands for 'Rotate Right'. This instruction rotates the mentioned bits in the register to the right side one by one such that rightmost bit that is being rotated is again stored as the MSB in the register, and it is also stored in the Carry Flag (CF).
Syntax: ROR Register, Bits to be shifted
Example: ROR AH, 4
Working:

7) RCL : Rotate Carry Left

This instruction rotates the mentioned bits in the register to the left side one by one such that leftmost bit that is being rotated it is stored in the Carry Flag (CF), and the bit in the CF moved as the LSB in the register.
Syntax: RCL Register, Bits to be shifted
Example:
RCL CH, 1
Working:

8) RCR : Rotate Carry Right

This instruction rotates the mentioned bits in the register to the right side such that rightmost bit that is being rotated it is stored in the Carry Flag (CF), and the bit in the CF moved as the MSB in the register.

## Syntax：RCR Register，Bits to be shifted <br> Example：$\quad$ RCRBH， 6

## Working：



## STRING INSTRUCTIONS

String is a group of bytes／words and their memory is always allocated in a sequential order．

## 1．MOVS／MOVSB／MOVSW Instruction ：

This instruction copies a byte or word from a location in the data segment to a location in the extra segment．The offset of the source byte or word in the data segment must be in the SI register．The offset of the destination in the extra segment must be contained in the DI register．For multiple byte or multiple word moves the number of elements to be moved is put in the CX register so that it can function as a counter．After the byte or word is moved SI and DI are automatically adjusted to point to the next source and the next destination．If the direction flag is 0 ，then SI and DI will be incremented by 1 after a byte move and they will incremented by 2 after a word move．If the DF is a 1 ，then SI and DI will be decremented by 1 after a byte move and they will be decremented by 2 after a word move．MOVS affects no flags．


2．CMPS／CMPSB／CMPSW Instruction：
A 8086 String Instructions is a series of the same type of data items in sequential memory locations．The CMPS instruction can be used to compare a byte in one string with a byte in another string or to compare a word in one string with a word in another string．SI is used to hold the offset of a byte or word in the source string and DI is used to hold the offset of a byte or a word in the other string．The comparison is done by subtracting the byte or word pointed to by DI from the byte or word pointed to by SI．The AF，CF，OF，PF，SF，and ZF flags are affected by the comparison，but neither operand is affected．
Examzpises =

| MOV | Sx， | OFF゙こ上゙メ | E－\％TRXNG |
| :---: | :---: | :---: | :---: |
| move | Dx， | Obremster | 3－STRRING |
| CITD－ |  |  |  |
| CMEPS | F＿STRING． |  | S＿ermexivei |
| MOV | cx． | $100^{\circ}$ |  |
| Mov | $3 \pm$ 。 | ORE＊SET | E＿＿BTRING |
| MOV sTD | DI， | ○FEGET | E－ETIRING |
| REPE | CM | 二238 |  |



After the comparison SI and DI will be automatically incremented or decremented according to direction flag to point to the next element in the two strings（if DF $=0$ ，SI and DI $\uparrow$ ）CX functions as a counter which is decremented after each comparison．This will go on until CX $=0$

## 3. SCAS/SCASB/SCASW Instruction :

SCAS compares a string byte with a byte in AL or a string word with word in AX. The instruction affects the flags, but it does not change either the operand in AL (AX) or the operand in the 8086 String Instructions. The string to be 'scanned must be in the extra segment and DI must contain the offset of the byte or the word to be compared.
After the comparison DI will be automatically incremented or decremented according to direction flag, to point to the next element in the two strings (if $\mathrm{DF}=0$, SI and $\mathrm{DI} \uparrow$ ) CX functions as a counter which is decremented after each comparison. This will go on until CX $=0$. SCAS affects the AF, CF, OF, PF, SF and ZF flags.

## Examples :

```
; Scan a text string of 80
characters for a carriage
return
```

$\begin{array}{llll}\text { MOV } & \text { AL, } & \text { ODH } & \\ \text { MOV } & \text { DI, } & \text { OFFSET } & \\ \text { MOV } & \text { CX, } & 80 & \end{array}$
CLD.
REPNE SCAS TEXT_STRING

SCASB says compare 8086 String Instructions as bytes and SCASW says compare strings as words.
4. LODS/LODSB/LODSW Instruction :

This instruction copies a byte from a string location pointed to by SI to AL, or a word from a string location pointed to by SI to AX. LODS does not affect any flags. LODSB copies byte and LODSW copies a word.

```
Examples :
    CLD ; Clear direction flag so SI
    MOV SI, OFFSET S_STRING ; Point SI at string
LODS S_STRING.
```

5. STOS/STOSB/STOSW Instruction :

The STOS instruction copies a byte from AL or a word from AX to a memory location in the extra segment. DI is used to hold the offset of the memory location in the extra segment. After the copy, DI is automatically incremented or decremented to point to the next string element in memory. If the direction flag, DF, is cleared, then DI will automatically be incremented by one for a byte string or incremented by two for a word 8086 String Instructions. If the direction flag is set, DI will be automatically decremented by ono for a byte string or decremented by two for a word string. STOS does not affect any flags. STOSB copies byte and STOSW copies a word.

## Examples :

```
    MOV DI, OFF'SET D_STRING
    STOS D STRING
```

    MOV DI, OFFSET D_STRING
    STOSB
    ```
Point DI at destination stxing
Assemblex vses string name to
detexmine whethex string is of
    type byte ox type woxd. If byte
    #tring, then string byte replaced
    wdth contents of AL. IE woxd
    string, then stxing woxd replerced
    with contents of AX.
Point DI at destination string
"B" added to STOS mnemonio
dixectly tells assemblex to
replace byte in stxing with
From AL. STOSW would tell assemblex
dixectiy to replued a woxd in
the stxing with a woxd Exorn AX.
```

